Efficient Layout Design of 4-Bit Full Adder using Transmission Gate

  IJCTT-book-cover
 
International Journal of Computer Trends and Technology (IJCTT)          
 
© 2015 by IJCTT Journal
Volume-23 Number-3
Year of Publication : 2015
Authors : Anurag Yadav, Rajesh Mehra
  10.14445/22312803/IJCTT-V23P125

MLA

Anurag Yadav, Rajesh Mehra "Efficient Layout Design of 4-Bit Full Adder using Transmission Gate". International Journal of Computer Trends and Technology (IJCTT) V23(3):116-119, May 2015. ISSN:2231-2803. www.ijcttjournal.org. Published by Seventh Sense Research Group.

Abstract -
In any digital circuit surface area and power both are very important parameters. In this paper 4- bit full adder using transmission gate is designed. To design 4- bit full adder two methods are used. First is semi custom design method and second is full custom design method. In first semi custom design method a layout of 4-bit full adder is designed with available width and length of the transistor. In full custom design method create a layout with the help of reduced width of transistor. 4-bit full adder has one important element which is full adder. Full adder is designed based upon transmission gate. Transmission gate is used to improve the logic level of signal. 90nm technology is used to simulate these two design methods. It can be found from the simulated results that full custom design layout results in 29.65% reduction of surface area of 4-bit full adder as compared to semi custom design. It can also be observed from the simulated results that full custom layout results in 26.22% reduction of power as compared to semi custom design.

References
[1] Mariano Aguirre-Hernandez and Monico Linares-Aranda, ―CMOS Full-Adders for Energy-Efficient Arithmetic Applications, IEEE Transactions on very large scale integration (VLSI)) systems, Volume. 19, No. 4, PP. 718-721 April 2011
[2] Tanu Sharma and Rajesh Mehra, ―full adder design analysis for different logic styles on 45nm channel length‖, International Journal of Advanced Technology & Engineering Research (IJATER), ISSN: 2250- 3536, PP. 95-99, 2014
[3] Prashant Upadhyay, Mr. Rajesh Mehra, and Niveditta Thakur, ―Low Power Design of an SRAM Cell for Portable Devices, International conference on computer and communication technology (ICCCT), PP. 255-259, 2010
[4] Partha Bhattacharyya, Bijoy Kundu, Sovan Ghosh, Vinay Kumar and Anup Dandapat, ―Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit, IEEE Transactions on very large scale integration (VLSI) systems, PP. 1-8, 2014
[5] Myint Wai Phyu, Kangkang Fu, Wang Ling Goh and Kiat-Seng Yeo, “Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense- Amplifier Flip-Flops , IEEE Transactions on very large scale integration (VLSI) systems, Volume. 19, No. 1, PP. 1-9, January 2011
[6] Liming Xiu, ―A Fast and Power–Area-Efficient Accumulator for Flying-Adder Frequency Synthesizer, IEEE Transactions on Circuits and Systems—I: regular papers, Volume. 56, No. 11, PP. 2439-2448, November 2009
[7] Dinesh Sharma and Rajesh Mehra, ―Low Power, Delay Optimized Buffer Design using 70nm CMOS Technology, International Journal of Computer Applications (0975 – 8887),Volume 22, No.3, PP. 13-18, May 2011
[8] Meena Aggarwal, Aastha Agarwal and Mr. Rajesh Mehra, ―4-Input Decimal Adder Using 90 nm CMOS Technology, IOSR Journal of Engineering (IOSRJEN), e-ISSN: 2250-3021, p-ISSN: 2278-8719, Volume. 3, Issue 5, V4, PP.48-51,May 2013
[9] Jian-Fei Jiang, Zhi-Gang Mao, Wei-Feng He and Qin Wang, ―A New Full Adder Design For Tree Structured Arithmetic Circuits, 2nd International Conference on Computer Engineering and Technology, Volume 4, PP. 246-249, 2010
[10] Vinayak yadav, and Rajesh Mehra, ―Full Adder Design by Area Minimization, International Journal of Engineering and Technical Research, ISSN: 2321-0869, Special Issue, PP. 305-307, 2014
[11] Waney Wolf, ―Modern VLSI Design System on chip Design, Pearson Education third edition, PP. 342, 2008.
[12] Sabyasachi Das and Sunil P. Khatri, ―A Novel Hybrid Parallel-Prefix Adder Architecture with Efficient Timing-Area Characteristic, IEEE Transactions on very large scale integration (VLSI) systems, Volume. 16, No. 3, PP. 326-331,March 2008
[13] Ranjeeta Verma and Rajesh Mehra, ―CMOS Based Design Simulation Of Adder /Subtractor Using Different Foundries , International Journal of Science and Engineering,Volume 2, ISSN: 2347-2200, PP. 28-34, 1 Number 2013
[14] Neil H.E. Weste, David Harris and Ayan Banerjee, ―CMOS VLSI Design A Circuits and Systems Perspective, Pearson Education third edition, PP. 11-12, 2009.

Keywords
ADDER, MICROWIND, TRANSMISSION GATE, VLSI