International Journal of Computer
Trends and Technology

Research Article | Open Access | Download PDF

Volume 4 | Issue 6 | Year 2013 | Article Id. IJCTT-V4I6P123 | DOI : https://doi.org/10.14445/22312803/IJCTT-V4I6P123

Implementation of RISC Processor for Convolution Application

Ms. Aishwarya Mishra

Citation :

Ms. Aishwarya Mishra, "Implementation of RISC Processor for Convolution Application," International Journal of Computer Trends and Technology (IJCTT), vol. 4, no. 6, pp. 1635-1640, 2013. Crossref, https://doi.org/10.14445/22312803/IJCTT-V4I6P123

Abstract

List Accessing Problem is a sound deliberate research problem in the circumstance of linear search. The entire problem of efficiently reorganizing and accessing the elements of the list for obtaining optimal cost is known as list accessing problem. Input to the list accessing problem is an unsorted linear list of distinct elements along with a sequence of requests, where each request is an access operation on an element of the list. The list accessing problem is of significant practical interest in the context of self organizing data structure. Self organizing data structures reorganize their structure while processing a sequence of operations. The purpose of this reorganization is to pledge (guarantee) the competence (efficiency) of prospect operation and improve the performance of this data structure. An algorithm which proficiently reorganizes the list to diminish the access cost is a List Accessing Algorithm. A list accessing algorithm reorganizes the list while processing a request sequence on the list in order to minimize the access cost. List accessing techniques have been comprehensively used in practices when storing and maintaining diminutive dictionaries. One of the significant applications of list accessing problem is data compression. When a sender wants to send a compressed message to a receiver, both the sender and receiver maintains a list containing all the words in the dictionary. Here, initially both lists are in the same order and they both agree upon some list accessing algorithm. When the sender wants to send a word, one sends the current position of the word in the list, which is encoded using some variable length prefix encoding. Move-to-Front algorithm has been proved to be the preeminent performing list accessing online algorithm till date in the literature. In this paper, a comprehensive study of list accessing problem and some well known deterministic list accessing algorithms have been studied along with some novel theoretical and analytical results for different permutation of request sequences towards their access cost associated with both MTF and IMTF algorithms.

Keywords

List Accessing Problem, List Accessing Cost Models, List Accessing Algorithms, MTF and IMTF Algorithms.

References

[1] Youngjoon Shin, Chanho Lee, and Yong Moon, “A Low Power 16-     Bit RISC Microprocessor Using ECRL Circuits”,  ETRI Journal, Volume26, Number 6, December 2004.
[2] Robert S. Plachno, VP of Audio “A True Single Cycle RISC Processor without Pipelining”. ESS Design White Paper – RISC Embedded Controller.
[3] V. B. Saambhavi and V. S. Kanchana Bhaaskaran, A 16-Bit RISC Microprocessor Using DCPAL Circuits. International Journal of Advanced Engineering and Technology (IJAET), E-ISSN-09763945, Vol.II, Issue I, January-March 2011, pp. 154-162 
[4] H.    Mahmoodi-Meinnand,   A.    Afzali-Kusha,   and   M. Nourani, “Adiabatic Carry Look-Ahead Adder with Efficient Power Clock Generator,” IEEE Proc., vol. 148, 2001, pp. 229-234.
[5] K. Nishimura, T. Kudo, and H. Amano, “Educational 16-bit microprocessor PICO-16,” Proc. 3rd Japanese FPGA/PLD design conference and exhibit (Japanese Edition), Tokyo, July 19–21, 1995, pp. 589–595.
[6] Samiappa  Sakthikumaran  et  al.,  “A  Very  Fast  and  Low  Power Incrementer and Decrementer Circuits”, International Journal of Computer  Communication  and  Information  System  (IJCCIS)  Vol2. No.1 – 2011, pp. 200-203.
[7] Samiappa Sakthikumaran et al., “A Very Fast and Low Power Carry Select Adder Circuits”, 3rd International Conference on ElectronicsComputer Technology - ICECT 2011.
[8] Samiappa Sakthikumaran et al., “A Novel Low Power and High Speed Wallace Tree Multiplier for RISC Processor”, 3rd International Conference on Electronics Computer Technology - ICECT 2011.
[9] Samiappa Sakthikumaran, S. Salivahanan, V. S. Kanchana Bhaaskaran,”16-bit RISC Processor Design for Convolution Application”, IEEE-International Conference on Recent Trends in Information Technology, ICRTIT 2011