International Journal of Computer
Trends and Technology

Research Article | Open Access | Download PDF

Volume 4 | Issue 10 | Year 2013 | Article Id. IJCTT-V4I10P164 | DOI : https://doi.org/10.14445/22312803/IJCTT-V4I10P164

CBC And Interleaved CBC Implementations Of PACMA Cryptographic Algorithm

J. John Raybin Jose , E. George Dharma Prakash Raj

Citation :

J. John Raybin Jose , E. George Dharma Prakash Raj, "CBC And Interleaved CBC Implementations Of PACMA Cryptographic Algorithm," International Journal of Computer Trends and Technology (IJCTT), vol. 4, no. 10, pp. 3724-3733, 2013. Crossref, https://doi.org/10.14445/22312803/IJCTT-V4I10P164

Abstract

PACMA (Parallelized Adaptive Cipher with Modular Arithmetic) is a Symmetric Cryptographic Algorithm designed with traditional techniques to efficiently utilize the parallel processing capabilities of modern computing systems. It overcomes the performance inconsistencies prevalent in conventional cryptographic algorithms when they are implemented in different computing systems with different processing capabilities. The size of the key and the plain text blocks are each 1024-bits. The adaptive nature of this algorithm is achieved by incorporating flexibility in the size of the key and plain text sub-blocks and the number of rounds. Level of Intra-packet parallelization, variety in grain size and the required security strength are achieved by suitably deciding the sub-block size. Flow of the algorithm is made dynamic by determining the execution steps through each key value at runtime. In spite of these advantages the ECB mode implementation of PACMA always produces the same cipher text block for a particular plain text block when the same key is used. CBC and Interleaved CBC modes with 2-way and 4-way interleaving are employed to alleviate this problem. The performance of the PACMA in ECB, CBC and Interleaved CBC modes are analyzed with implementations in shared memory parallel programming environment using OpenMP, Java Threads and MPI.

Keywords

Symmetric Block Cipher, Parallel Adaptive Cryptography, CBC, Interleaved CBC, Modular Arithmetic.

References

[1] William Stallings, “Cryptography and Network Security-Principles and Practice”, 5th Edition, Dorling Kindersley (India) Pvt. Ltd., licensees of Pearson Education, 2011.
[2] Eric C. Seidel, Joseph N. Gregg, “Preparing Tomorrow?s Cryptography : Parallel Computation via Multiple Processors, Vector Processing, and Multi-Cored Chips”, Research Paper, May 13, 2003.
[3] Jeffrey Hoffstein, Jill Pipher, Joseph H. Silverman, “An Introduction to Mathematical Cryptography”, Springer International Edition, Springer (India) Pvt. Ltd., New Delhi, 2008.
[4] Menezes A. J., Van Oorschot P. C., Vastone S. A., “Handbook of Applied Cryptography”, CRC Press, 1996.
[5] Suman Khakurel, Prabhat Kumar Tiwary, Niwas Maskey, Gitanjali Sachdeva, “Security Vulnerabilities in IEEE 802.11 and Adaptive Encryption Technique for Better Performance”, IEEE Symposium on Industrial Electronics and Applications, Penang, Malaysia, 2010.
[6] Thomas Rauber, Gudula Runger, “Parallel Programming –for Multicore and Cluster Systems”, International Edition, Springer (India) Pvt. Ltd. New Delhi, 2010.
[7] HoWon Kim, YongJe Choi, Kyoil Chung, and HeuiSu Ryu, "Design and Implementation of a Private and Public Key Crypto Processor and Its Application to Security System," proceedings of the 3rd International Workshop on Information Security Applications, pp. 515 – 531, Jeju, Korea, 2002,
[8] Pionteck, T., Staake T., Stiefmeier T., Kabulepa L. D., Glesner M., “Design of reconfigurable AES encryption/decryption engine for mobile terminals”, Paper presented at the proceedings of the International Symposium on Circuits and Systems ISCAS, 2004.
[9] Sourav Mukherjee, Bidhudatta Sahoo, “A survey on hardware implementation of IDEA Cryptosystems” Information Security Journal : A Global Perspective, Vol. 20, Nr. 4-5, pp 210-218, 2011.
[10] Tetsuya Ichikawa, Tomomi Kasuya, and Mitsuru. Matsui. “Hardware evaluation of the AES finalists.” In Proc. Third Advanced Encryption Standard Candidate Conference (AES3), pages 279–285, New York, USA, 2000.
[11] Bryan Weeks, Mark Bean, Tom Rozylowicz, and Chris Ficke. “Hardware performance simulations of Round 2 Advanced Encryption Standard algorithms”. In Proc. Third Advanced Encryption Standard Candidate Conference (AES3), New York, USA, 2000. 
[12] Swankoski E. J., Brooks R. R., Narayanan V., Kandemir M., and Irwin M. J., “A Parallel Architecture for Secure FPGA Symmetric Encryption”, Paper Presented at the 18th International Parallel and Distributed Processing Symposium, Santa Fe, New Mexico, 2004.
[13] Kotturi D., Seong-Moo Y., Blizzard J., “AES crypto chip utilizing high-speed parallel pipelined architecture” Paper presented at the IEEE International Symposium on Circuits & Systems ISCAS, 2005.
[14] Chi-Wu H., Chi-Jeng C., Mao-Yuan L., Hung-Yun T., “The FPGA Implementation of 128-bits AES Algorithm Based on Four 32-bits Parallel Operation”, Paper presented at the First International Symposium on Data, Privacy, and E-Commerce, ISDPE, 2007.
[15] Chonglei, M., J. Hai and J. Jennes, “CUDA-based AES Parallelization with fine-tuned GPU memory utilization”, Paper Presented at the IEEE International Symposium on Parallel and Distributed Processing, Workshops and Ph. D. Forum (IPDPSW), pp19-23, 2010.
[16] Julian Ortega, Helmuth Tefeffiz, Christian Treffiz, “Parallelizing AES on Multicores and GPUs”, Proceedings of the IEEE International Conference on Electro/Information Technology (EIT), 15-17 May 2011, Mankato, US, pp. 1-5.
[17] Li, H. and J. Z. Li, “A new compact dual-core architecture for AES encryption and decryption”, Canadian Journal of Electrical and Computer Engineering, pp 209-213, 2008.
[18] Praveen Dongara, T. N. Vijaykumar, Accelerating Private-key cryptography via Multithreading on Symmetric Multiprocessors. In Conference Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, pp 58-69, 2003.
[19] Zadia Codabux-Rossan, M. Razvi Doomum, “AES CCMP Algorithm with N-Way Interleaved Cipher Block Chaining”, University of Mauritius Research Journal, Volume – 15, pp 527-544, 2009. 
[20] S. Ashokkumar, K. Karuppasamy, Balaji Srinivasan, V.Balasubramanian “Parallel Key Encryption for CBC and Interleaved CBC” International Journal of Computer Applications(0975-8887), Volume 2–No. 1, 2010.
[21] Bielecki W., Burak D., “Parallelization of Standard Modes of Operation for Symmetric Key Block Ciphers”, Image Analysis, Computer Graphics, Security Systems and Artificial Intelligence Applications Vol 1 (ACS-CSIM 2005), Bialystok 2005.
[22] Bielecki W., Burak D., “Parallelization of Symmetric Block Ciphers”, Computing, Multimedia and Intelligent Techniques special issue on Live Biometrics and Security, Volume 1 (2005), Czestochowa University of Technology, June 2005.
[23] J. John Raybin Jose, Dr. E. George Dharma Prakash Raj, “PACMA – An Adaptive Symmetric Cryptographic Algorithm for Parallel Computing Environments” in the proceedings of the Fifth International Conference on Advances in Recent Technologies in Communication and Computing, Bangalore, India, September 2013.
[24] Schneier B., “Applied Cryptography : Protocols, Algorithms, and Source Code in C”, Second Edition, Wiley & Sons, 1995.