International Journal of Computer
Trends and Technology

Research Article | Open Access | Download PDF

Volume 2 | Issue 2 | Year 2011 | Article Id. IJCTT-V2I2P127 | DOI : https://doi.org/10.14445/22312803/IJCTT-V2I2P127

Fault Detection and Test Minimization Methods for Combinational Circuits - A Survey

SM. Thamarai , Dr K.Kuppusamy, Dr T.Meyyappan

Citation :

SM. Thamarai , Dr K.Kuppusamy, Dr T.Meyyappan, "Fault Detection and Test Minimization Methods for Combinational Circuits - A Survey," International Journal of Computer Trends and Technology (IJCTT), vol. 2, no. 2, pp. 622-628, 2011. Crossref, https://doi.org/10.14445/22312803/IJCTT-V2I2P127

Abstract

Rapid increase in population increased the usage of digital components dramatically and their production. For profitable income, the cost of the finished product and time taken for marketing the product needs to be reduced. In this paper, the authors conducted extensive survey of methods developed earlier to detect faults and minimize test set in digital circuits. The survey is limited to methods for simple combinational circuits only. In effect, this paper compares 11 different fault detection and test minimization methods for simple circuits. In addition, a survey on evolutionary techniques for optimizing the test set in digital circuits is performed. The surveyed methods are widely accepted by industries manufacturing digital circuits. A very brief introduction to entire flow of test minimization process is also presented.

Keywords

Combinational Circuits, Fault Detection, Genetic Algorithm, ILP, Stuck-at-faults, Test Minimization.

References

[1] S. B. Akers, "On a theory of Boolean functions, " J. SIA M, vol. 7,December 1959. 
[2] Alok Shreekant Doshi,  “Independence Fault Collapsing and Concurrent Test Generation”, MSc Thesis,Auburn university , Alabama, May 11, 2006.
[3] V. Amar and N. Condulmari, "Diagnosis of large combinational networks," IEEE Trans. Electronic Computers, vol. EC-16, pp. 675-680, October 1967.
[4] D. B. Armstrong, "On finding a nearly minimal set of fault detection tests for combinational logic nets," IEEE Trans. Electron. Comput., vol. EC-15, Feb. 1966, pp. 66-73.
[5] L. W. Bearnson, "Arithmetic error detection in digital computer," M.S. thesis, Dept. of Elec. Engrg., Syracuse University,Syracuse, N. Y., May 1965.
[6] L.W.Bearnson and C.C.Carroll, “On the design of minimum length fault tests for combinational circuits”, IEEE   Trans. Computers, vol.C-20, No. 11, 1971,  pp. 1353-1356.
[7] G. Boole, A Treatise on the Calculus of Finite Difference. New York: Dover (republication of 1872 edition by MacMillan and Co., London).
[8] Kalyana R. Kantipudi,”Minimizing N-Detect Tests for Combinational Circuits”, M.SC Thesis,Auburn University, Auburn, Alabama ,May 10, 2007.
[9] W. H. Kautz, "Fault testing and diagnosis in combinational digital circuits," IEEE Trans. Comput., vol. C-17, pp. 352-366, Apr. 1968.
[10] Z.Kohavi and D.A.Spires, “Designing sets of fault detection tests for       combinational   logic circuits”, IEEE   Trans. Computers, vol. C-20, No. 12, 1971, pp 1463-1469.
[11] E. J. McCluskey, Introduction to the Theory ofSwitching Circuits. New York: McGraw-Hill, 1965.
[12] J. F. Poage, "Derivation of optimum tests to detect faults in combinational circuits," in Proc. Symp. Mathematical Theory of Automata. Brooklyn, N.Y.: Polytechnic Press, 1963.
[13] J. P. Roth, "Diagnosis of automata failures: A calculus and a method," IBM J. Res. Develop., vol. 10, no. 4, pp. 278-291, July 1966.
[14] Samuel C.Lee, Digital Circuits and logic design, Fourth Edition, Prentice Hall of India.
[15] SM.Thamarai, K.Kuppusamy, T.Meyyappan, “Enhancing Test Pattern Compaction Algorithms for simple two stage circuits”, International Journal of current Research(IJCR)- Vol. 4, pp. 015-019, May 2010.
[16] SM.Thamarai, K.Kuppusamy, T.Meyyappan, “A new Algorithm for fault based test   minimization in combinational circuits”, International Journal of  Computing and    Applications(IJCA), Vol.5, No.1, pp.77-88, June 2010.
[17] SM.Thamarai, K.Kuppusamy, T.Meyyappan, “Heuristic approach to optimize the number of test cases for simple circuits”, International Journal of VLSI Design & Communication Systems(VLSICS), Vol.1, No.3, pp. 13-21, September 2010.
[18] “Genetic Algorithm To Optimize Test Cases For Simple Digital Circuits”, CiiT International Journal of Programmable Device Circuits and Systems, Vol 2, No 9, pp. 140-146, September 2010.
[19] SM.Thamarai, K.Kuppusamy, T.Meyyappan, “Fault based Test Minimization Using Genetic Algorithm for Two Stage Combinational Circuits” Int. Conf. Proc. of  IEEE International Conference on Communication Control and Computing Technologies (IEEE ICCCCT 2010), pp 43-46, October  2010.
[20] SM.Thamarai, K.Kuppusamy, T.Meyyappan, “Fault based test minimization for Adder and Subtractor Circuits” Int. Conf. Proc. of International Conference on Computer, Communication and Electrical Technology(ICCCET2011), March  2011.
[21] SM.Thamarai, K.Kuppusamy, T.Meyyappan, “A New Approach for Test Set Compaction in Combinational circuits” Int. conf. proc. of 2011 3rd IEEE International Conference on Electronics Computer Technology (ICECT 2011), pp 365-369,  April  2011.