Block Floating Point Implementations for DSP Computations in Reconfigurable Computing
| ||International Journal of Computer Trends and Technology (IJCTT)|| |
|© - November Issue 2013 by IJCTT Journal|
|Volume-5 Issue-4 |
|Year of Publication : 2013|
|Authors :Georgina Binoy Joseph|
Georgina Binoy Joseph"Block Floating Point Implementations for DSP Computations in Reconfigurable Computing"International Journal of Computer Trends and Technology (IJCTT),V5(4):179-182 November Issue 2013 .ISSN 2231-2803.www.ijcttjournal.org. Published by Seventh Sense Research Group.
Abstract:- The IEEE-754 standard prescribes standards for 32 bit single precision and 64 bit double precision formats. For DSP applications that require a large dynamic range floating point implementations are more suitable than fixed point representation. This advantage is offset by the cost of the implementation. The block floating point (BFP) concept combines the precision and cost effectiveness of fixed point representations with the increased dynamic range of floating point representations. BFP is of particular importance in FPGA implementations of DSP algorithms. In this paper the embedded multipliers available in present day reconfigurable devices facilitate the implementation of efficient BFP architectures for DSP applications.
 Florent de Dinechin and Bogdan Pasca, “High-Performance Computing using FPGAs,” Chapter, Reconfigurable Arithmetic for High Performance Computing, Springer, 2013.
 David Elam and Cesar Iovescu, “A Block Floating Point Implementation for an N-Point FFT on the TMS320C55x DSP,” TMS320C5000 Software Applications, Application Report SPRA948 - September 2003
 Shiro Kobayashi and Gerhard P. Fettweis, “A new approach for block-floating-point arithmetic,” in proceedings of IEEE Conference on Accoustic, Speech, and Signal processing, 1999, pp. 2009-2012.
 Xilinx Product Specification, “Virtex-6 Family Overview,” DS150 (v2.4) January 19, 2012
 Nicolas Brisebarre, Florent de Dinechin, Jean-Michel Muller, “Integer and Floating-Point Constant Multipliers for FPGAs,” International Conference on Application-Specific Systems, Architectures and Processors, 2008, pp. 239 - 244.
Keywords :— block floating point; dynamic range; fixed point; reconfigurable computing; DSP applications