

An Optimal Swarm Intelligence Approach For Test Sequence Restructuring To Conserve Power Usage In VLSI Testing

Y. Sreenivasula Goud
Professor & Head, dept of ECE,
Ravindra College of Engineering for women,
Kurnool, A.P, India.

Dr.B.K.Madhavi
Professor, dept of ECE,
Keshave Memorial Institute Of Technology
Narayana Guda,Hyderabad,A.P

Abstract: Energy dissipation during testing has been discovered to be more than during regular mode due to increased switching activity. Test Sequence restructuring approach helps mitigate this problem as it allows the decrease of switching action during testing. This research presents a new Test Sequence restructuring approach. A cross model of genetic and pharaonis algorithms devised to restructure the test sequence. The model devised here is empirically verified with ISCAS'85 standard circuits that evident the minimization of switching activity to approximately to 32%.

Keywords: VLSI testing, swarm intelligence Testing, Test Sequence Restructuring,

INTRODUCTION

For CMOS circuits, there are only two principal sources of energy dissipation: dynamic dissipation as a result of discharging of load capacitances and changing transient current and static debauchery due to leakage current through the conduit and the channeling current through the gate oxide determined. For existing CMOS technology, dynamic dissipation may be the dominant source of power dissipation and it is proportional to the number of changing action within the circuit. Changing activity in a signal might be a lot better during test than during normal operation. It is because serial practical input vectors placed on a given circuit during program mode have a significant correlation and in scenario, the extra energy consumption might ruin circuits [22].

Several techniques are suggested to deal with the problem of decrease test energy. Authors in [17] used low loss blocking routine together with non-critical inputs simply. Key drawbacks of the strategy include region and practical timing overheads and check enable link timing closure. Another strategy is to split the scan chain into several scan sections [20]. Scan chain modification is a system that targets at subordinating the number of transitions in scan chain during change period. Re-ordering of scan chain may divergence with other objectives throughout scan chain optimization together with timing closure and line length minimization. The easiest strategy to make the transition throughout test similar to that of the normal function will be to

re-order the Test Sequence which decreases the internal switching action by reducing transition density at signal inputs [12][3][8]. Altering the order of application Test Sequence from consumed to signal under test can reduce test power. The techniques apply basting detachment to the restructuring of Test Sequences [1] [14]

For this specific purpose, the proposed technique reduces the complete switching activity by decreasing the switching activity at circuit inputs. The object is to find an ideal Test Sequence ordering for a specified tests succession such that the switching movement in the circuits is smallest amount. In this system for Test Sequence order, Test Sequences are like towns as well as their Hamming distance are distance between cities. This algorithm combines genetic algorithm together with the better crossover machinist and mutation operator which makes the confined optimal solution cross and transform, then enhances the algorithm's search and improves the capability to find feasible solutions. The strategy regards as combinational circuits or full scan in order circuits and has no consequence in the first flaw coverage. Compared with existing Test Sequence ordering strategies, this method is easily the most effective alternative proposed up to today. This characteristic is illustrated with the results collected in the benchmarks.

ASSOCIATED WORK

The two mechanisms of power dissipated in a CMOS circuit are static dissipation (P_{st}) and dynamic debauchery due to switching passing current (P_{sc}) and discharging of load capacitances (P_d). The total power dissipation (P_{total}) is given by:

$$P_{total} = P_{st} + P_{sc} + P_d \quad (1)$$

- [15] Lin, Y.S. and D. Sylvester, 2007. Runtime leakage power estimation technique for combinational circuits. Proceedings of the Asia and South Pacific Design Automation Conference, January 23-26, 2007, Yokohama, Japan, pp: 660-665.
- [16] Liu, Z.C., X.F. Lin, Y.J. Shi and H.F. Teng, 2011. A micro genetic algorithm with cauchy mutation for mechanical optimization design problems. Inform. Technol. J., 10: 1824-1829.
- [17] Sharifi, S., J. Jaffari, M. Hosseinababy, A. Afzali-Kusha and Z. Navabi, 2005. Simultaneous reduction of dynamic and static power in scan structures. Proc. Conf. Design Autom. Test Eurore, 2: 846-851.
- [18] Sokolov, A., A. Sanyal, D. Whitley and Y. Malaiya, 2005. Dynamic power minimization during combinational circuit testing as a traveling salesman problem. IEEE Congr. Evol. Comput., 2: 1088-1095.
- [19] Wang, J., J. Shao, Y. Li and Y. Huang, 2009. Using pharaonis optimization for Test Sequence restructuring. Proceedings of the IEEE Symposium on Industrial Electronics and Applications, October 4-6, 2009, Kuala Lumpur, Malaysia, pp: 52-55.
- [20] Whetsel, L., 2000. Adapting scan architectures for low power operation. Proceedings of the International Test Conference, October 3-5, 2000, Atlantic City, NJ, USA., pp: 863-872.
- [21] Yoshida, T. and M. Watati, 2003. A new approach for low-power scan testing. Proceedings of the International ITC Test Conference, September 30-October 2, 2003, Charlotte, NC, USA., pp: 480-487.
- [22] Zorian, Y., 1993. A distributed BIST control scheme for complex VLSI devices. Proceedings of the IEEE Symposium on VLSI Test Symposium, April 6-8, 1993, Atlantic City, NJ, USA., pp: 4-9.