Rational Sampling Rate Converter Design Analysis using Symmetric Technique

  IJCTT-book-cover
 
International Journal of Computer Trends and Technology (IJCTT)          
 
© 2015 by IJCTT Journal
Volume-27 Number-2
Year of Publication : 2015
Authors : Vandita Singh, Rajesh Mehra
  10.14445/22312803/IJCTT-V27P120

MLA

Vandita Singh, Rajesh Mehra "Rational Sampling Rate Converter Design Analysis using Symmetric Technique". International Journal of Computer Trends and Technology (IJCTT) V27(2):116-120, September 2015. ISSN:2231-2803. www.ijcttjournal.org. Published by Seventh Sense Research Group.

Abstract -
In this paper we proposed an efficient structure for sampling rate conversion by rational factor of L/M, where L is upsampling factor and M is downsampling factor. In this method, the coefficient symmetry of the linear phase filter is used. In this way, the number of required multiplications per output sample is reduced. For implementation we use linear phase FIR filter. The symmetric FIR filter has shown reduction in multipliers as compared to conventional polyphase implementation.

References
[1] R. E. Crochiere and L. R. Rebiner, Multirate Digital Signal Processing. Englewood Cliffs, NJ:Prentice-Hall, 1983.
[2] Robert Bregovic, Ya JunYu, Tapio Saramaki, “ Implementation of Linear-Phase FIR Filters for a Rational Sampling-Rate Conversion Utilizing the Coefficient Symmetry”, IEEE Transactions on circuits and systems, Vol. 58, No. 3, pp. 548-561, MARCH 2011.
[3] Rajesh Mehra and Swapna Devi, “Optimized Design of Decimator for Alias Removal in Multirate DSP applications”, Nonlinear System and Wavelet Analysis, pp. 100-103, 2010.
[4] Yu Huijun, “Design Of A Sample-Rate Converter Based On Least-Square Method”, IEEE International Conference on computer science and Information processing, pp. 332-335, June 2012.
[5] Oscar Gutafsson and Hakan Johanson, “Efficient Implementation of FIR Filter Based Rational Sampling Rate Converters Using Constant Matrix Multiplication”, IEEE International Conference on signals, systems and computers, pp. 888-891, 2006.
[6] Rajesh Mehra, Swapna Devi, “FPGA Based Design of High Performance Decimator using DALUT Algorithm”, ACEEE International Journal on Signal and Image Processing, Volume 1, pp. 9-13, 2010.
[7] K. R. Nataraj, Dr S. Ramachandran and Dr B. S. Nagabushan, “ Design of Architecture for Sampling Rate Converter of demodulator”, IEEE International Conference on Computer and Electrical Engineering, Vol. 2, pp. 427-430, 2009.
[8] C-C Hasiao, “Polyphase filter matrix for rational sampling rate conversion”, IEEE International Conference on Speech, Signal Process, pp. 2173-2176, April 1987.
[9] Rajesh Mehra and Lajwanti, “FPGA based speed efficient decimator using distributed arithmetic algorithm”, Internatinal Journal of Computer Application, Vol 80, No. 11, Oct 2013.
[10] Robert Bregovic, Ya Jun Yu and Ari Viholainen, “Implementation of Linear-Phase FIR Nearly Perfect Reconstruction Cosine-Modulated Filter banks Utilizing the Coefficient Symmetry”, IEEE Transactions on circuits and systems, Vol. 57, No. 1, pp. 139-151, January 2010.
[11] Rajesh Mehra and Shailly Verma, “Area Efficient Interpolator Using Half-Band Symmetric Structure” International Journal of Recent Technology and Engineering ISSN: 2277-3878, Volume-1, Issue-6, January 2013.
[12] Rajesh Mehra, and Lajwanti Singh, “cost analysis and simulation of decimator for multirate applications,” International Journal of Computers & Technology, vol. 11, no. 1, pp.2175- 2181, 2013
[13] Ya Jun Yu, Dong Shi and Robert Bregovic, “On the Complexity Reduction of Polyphase Linear Phase FIR Filters with Symmetric Coefficient Implementation”, IEEE International Conference on circuits and systems, pp. 277- 280, 2009.
[14] Rajesh Mehra and Ravinder kaur, “Reconfigurable Area and Speed Efficient Interpolator using DALUT Algorithm”, Advanced in Networks and Communications, Volume 132, pp.117-125, 2011.
[15] Mahdi Mottaghi-Kashtiban, Saeed Farazi, and Mahrokh G. Shayesteh, “Optimum Structures for Sample Rate Conversion from CD to DAT and DAT to CD Using Multistage Interpolation and Decimation”, IEEE International Symposium on Signal Processing and Information Technology, pp. 633-637, 2006.
[16] Rajesh Mehra , “FPGA Design of Optimized CIC Interpolator for DSP Based Wireless Communication System”, IMS MANTHAN Journal of Mgt., Computer Science and Journalism, Volume 5, Issue-2, pp. 43-46, 2010
[17] K.R.Nataraj, Dr. S. Ramachandaran and dr. B. S. Nagabhushan, “Design of architecture of sampling rate converter of demodulator”, IEEE International Conference on computer and electrical engineering, pp. 351-355, 2009.
[18] Rajesh Mehra and Swapna Devi, “Efficient Hardware Co- Simulation of Down Converter for Wireless Communication Sysrems”, International Journal of VLSI Design and communication Systems, Volume 1, No.2.,June 2010.
[19] Jeffrey P. Long and Jose A. Torres, “ High Throughput Farrow Re-samplers Utlizing Reduced Complexity FIR Filters”, IEEE International Conference on military communication, pp. 1-6, 2012.
[20] Rajesh Mehra and Kanupriya, “Area efficient design of FIR filter using symmetric structure”, International Journal of Advanced Research in Computer and communication engineering, Vol 1, Issue 10, pp. 842-845, Dec 2012.
[21] Rajesh Mehra and Rashmi Arora, “FPGA-Based Design of High Speed CIC Decimator for Wireless Applications”, International Journal of Advanced Computer Science and Applications, Vol. 2, No.5 ,2011.
[22] Vesa Lehtinen, Djordje Babic and Markku Renfors, “ On impulse Response Symmetry of farrow interpolators in Rational Sample Rate Converter”, IEEE Conference on control, communication and signal processing, pp.693- 696, 2004.
[23] Bregovic, Yong Ching Lim, Saramaki, “Frequency Response Masking Based Design of Two-Channel FIR Filterbanks with Rational Sampling Factors and Reduced Implementation Complexity”, IEEE International Conference on Image and Signal Processing and Analysis, pp. 121-126, 2005.
[24] Rajesh Mehra and Neha Thapa, “Power and area analysis of flip flop using different techniques”, International Journal of Computer trends and Technology,Vol. 24, No.2, pp. 57-62, June 2015.
[25] Rajesh Mehra and Avneet Kaur, “ Enhancement of SR Flip Flop Layout design in 45nm technology”, International Journal of Computer trends and Technology, Vol 25, No.3, pp. 118-122, 2015.

Keywords
Multirate system, , linear phase, FIR filter, rational sampling rate conversion.