A QOS-Aware Software Selection Method Based On Service Credibility Evaluation.
 | International Journal of Computer Trends and Technology (IJCTT) |  |
| © - Sep to Oct Issue 2011 by IJCTT Journal | ||
| Volume-1 Issue-2 | ||
| Year of Publication : 2011 | ||
| Authors :U.Sadhana Reddy, M.Y.Babu. |
U.Sadhana Reddy, M.Y.Babu. "A QOS-Aware Software Selection Method Based On Service Credibility Evaluation"International Journal of Computer Trends and Technology (IJCTT),V2(2):344-349 Sep to Oct Issue 2011 .ISSN 2231-2803.www.ijcttjournal.org. Published by Seventh Sense Research Group.
Abstract: - —The paper presents a new approach to symmetric transparent Built-in self test (BIST) for word-oriented RAMs. Transparent built-in self test (BIST) schemes for RAM modules assure the preservation of the memory contents during periodic testing. The proposed concept allows to Skip the signature prediction phase required in traditional transparent BIST schemes, achieving considerable reduction in test time. In this paper the utilization of accumulator modules for output data compaction in symmetric transparent BIST for RAMs is proposed. It has been simulated & synthesized with Xilinx Spartan 3E based xc3s500e FPGA device. It is shown that in this way the hardware overhead, the complexity of the controller and the aliasing probability are considerably reduced.
References-
[1] R. Dekker, F. Beenker, and L. Thijssen: A Realistic Fault Model and Test Algorithms for Static Random Access Memories; IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol 9, No. 6, June 1990, pp 567-572.
[2] M. Nicolaidis: Transparent BIST for RAMs; Proc. IEEE Int. Test Conf., Baltimore, MD, Oct. 1992, pp. 598-607.
[3] V. N. Yarmolik, S. Hellebrand, H.J. Wunderlich: Self Adjusting Output Data Compression: An Efficient BIST Technique for RAMs; Proc. Design and Test in Europe (DATE’98), Paris, February 1998, pp. 173- 179.
[4] M.Nicolaidis, “Theory of transparent BIST for RAMs,” IEEE Trans. Comput, vol. 45, no. 10, pp. 1141–1156, Oct. 1996.
[5] V. N. Yarmolik, S. Hellebrand, and H.J. Wunderlich, “Symmetric transparent BIST for RAMs,” presented at the DATE, Munich, Germany, March.1999.
[6] V. N. Yarmolik, I. V. Bykov, S. Hellebrand, and H.-J. Wunderlich, “Transparent word-oriented memory BIST based on symmetric march algorithms,” in Proc. Eur. Dependable Comput. Conf., 1999, pp. 339– 350.
[7] I. Voyiatzis, “Test vector embedding into accumulator-generated sequences: A linear-time solution,” IEEE Trans. Comput., vol. 54, no. 4, pp. 476–484, Apr. 2005.
[8] A. Stroele, “BIST patter generators using addition and subtraction operations” J. Electron. Test.: Theory Appl., vol. 11, pp. 69–80, 1997.
[9] I. Voyiatzis, A. Paschalis, D. Gizopoulos, N. Kranitis, and C. Halatsis, “A concurrent built-in self-test architecture based on a self-testing RAM,” IEEE Trans. Reliab., vol. 54, no. 1, pp. 69–78, Mar. 2005.
[10] A.J, Van de Goor, I.B.S. Tlili, “March Test for Word-Oriented Memories”, In Proc. Design Automation and Test in Europe, Paris, 1998, pp. 501-508.
[11] A.J, Van de Goor, I.B.S. Tlili, and S. Hamdioui, “Converting March Test for Bit-Oriented Memories into Tests for Word-Oriented Memories”, IEEE Design and test, 1998, pp. 46-51.
[12] A. J. Van de Goor: Using March Tests to Test SRAMs; IEEE Design & Test of Computers, Vol. 10, No. 1, March 1993, pp. 8-14.
Keywords—Online testing, random access memories (RAMs), self testing, march algorithms.