Online Testing of Word-oriented RAMs by an Accumulator-based Compaction Scheme in Symmetric Transparent Built-In Self Test (BIST)

Sharvani Yedulapuram¹, Chakradhar Adupa²

¹Electronics and Communication Engineering
Jayamukhi Institute of Technology and Sciences
Narsampet, Andhra Pradesh, India

Abstract—The paper presents a new approach to symmetric transparent built-in self test (BIST) for word-oriented RAMs. Transparent built-in self test (BIST) schemes for RAM modules assure the preservation of the memory contents during periodic testing. The proposed concept allows to skip the signature prediction phase required in traditional transparent BIST schemes, achieving considerable reduction in test time. In this paper the utilization of accumulator modules for output data compaction in symmetric transparent BIST for RAMs is proposed. It has been simulated & synthesized with Xilinx Spartan 3E based xc3s500e FPGA device. It is shown that in this way the hardware overhead, the complexity of the controller and the aliasing probability are considerably reduced.

Keywords—Online testing, random access memories (RAMs), self testing, march algorithms.

I. INTRODUCTION

The ASIC industry, driven by ever-increasing demands for miniaturization, higher reliability, and greater speeds, continuously introduce new product innovations to the micro electronics market place. In large ASICs the fault density is highest in RAM areas, and in many cases the RAM blocks which need to be tested are not directly accessible. Thus in order to build reliable and competitive products, it is essential that the testing strategy provide high fault coverage, without increasing a significant area overhead degrading the performance.

Memory is an important part of a computer system. Defects in memory arrays are generally due to shorts and opens in memory cells, address decoder and read/write logic. Memories are more likely to fail than random logic and memory cells, address decoder and read/write logic. In memory arrays are generally due to shorts and opens in memory. In such a way that the final signature is equal to the all-zero state, irrespectively of the RAM initial contents. For response compaction of bit organized RAMs, in [6] a single-input shift register [SISR] was utilized, whose characteristic polynomial toggles between a primitive polynomial and its reciprocal one during the different march elements of the March series. For the case of word-organized RAMs, it was proven in [7] that a
multiple-input shift register (MISR) whose characteristic polynomial is altered in a similar fashion could serve as response compactor for symmetric BIST, resulting in a predetermined (all-zero) state. The concept of symmetric transparent BIST is analyzed and exemplified in section III.

It is widely accepted by the test community that utilization of modules that typically exist in the circuit, e.g., accumulators [8] or arithmetic logic units (ALUs) [9], for BIST test pattern generation and/or response verification possesses advantages, such as lower hardware overhead and elimination of the need for multiplexers in the circuit path.

In this paper, we propose the use of accumulator-based compaction in symmetric transparent RAM BIST (ASTRA) by using March X algorithm. In modules that contain accumulators, the output of the RAM is either directly driven to the accumulator inputs or can be driven using processor instructions. It is shown that the proposed scheme imposes lower hardware overhead and less complexity in the control circuitry than previously proposed schemes.

This paper is organized as follows, in section II, describes the fault model for word-oriented RAMs. In section III, a review of March algorithms. In section IV, the proposed accumulator-based compaction scheme for symmetric transparent BIST (ASTRA) is introduced and exemplified for the case of word-organized RAMs. Next, in section V, the proposed scheme is compared to previously proposed schemes for response compaction in symmetric transparent BIST. In section VI, describes about Simulation results. Finally, in section VII, we conclude the paper.

II. FAULT MODEL FOR WORD-ORIENTED RAMS

Several innovative test algorithms for Random Access Memories have been reported in the recent years. In this paper, March X algorithm is used as a basis of test method. With this algorithm, the test complexity is reduced as shown in the Table I, where n denotes the size of the memory. The fault models for word-oriented memories can be divided into the following classes [12]:

A. Single-cell faults
   This can be included as the following faults:
   1) Stuck-at faults: cell or line s-a-0 or s-a-1
   2) Transition faults: cell fails to transit
   3) Data retention faults: cell fails to retain its logic value after some specified time due to, e.g., leakage, resistor opens, or feedback path opens

B. Fault between memory cells
   This class of faults consists of coupling faults. Coupling faults are of three types:
   1) Inversion coupling fault (CFin): a transition in one cell (aggressor) inverts the content of another cell (victim).

2) Idempotent coupling fault (CFid): a transition in one cell forces a fixed logic value into another cell.
3) State coupling fault (CFst): a cell/line is forced to a fixed state only if the coupling cell/line is in a given state (a.k.a. pattern sensitivity fault (PSF)).

March tests for bit-oriented memories can be converted to march tests for word-oriented memories by taking into account that in the bit-oriented memory tests, the ‘Rd0’, ‘Rd1’, ‘Wr0’ and ‘Wr1’ operations are applied to a single bit. Word-oriented memories contain more than one bit per word, i.e., B≥2, that B represents the number of bits per word and usually is a power of two [11]. Read operations read the B bits simultaneously and write operations write data into the B bits of memory. Many different data backgrounds are used for testing of word-oriented memories [12].

III. MARCH ALGORITHMS

A. Traditional March Algorithms
   A March algorithm consists of n march elements, denoted by M_v with (0 ≤ i < n). Each march element comprises zero (or more) write operations, denoted by w_i/w_v, meaning that 0/1 is written to the RAM cell, and zero (or more) read operations denoted by r_v/r_i, meaning that 0/1 is expected to be read from the memory cell. For example, the March X algorithm [Fig. 1(a)] consists of four March elements denoted by M_0 to M_3. In Fig. 1, ↑ denotes an increasing addressing order (which can be any arbitrary addressing order) and ↓ denotes a decreasing addressing order (which is the inverse addressing order of ↑).

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Transparent BIST</th>
<th>Symmetric Transparent BIST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Algorithm</td>
<td>Time for Signature Prediction</td>
<td>Time for Transparent Test</td>
</tr>
<tr>
<td>MATS+</td>
<td>2n</td>
<td>4n</td>
</tr>
<tr>
<td>March X</td>
<td>5n</td>
<td>9n</td>
</tr>
<tr>
<td>March Y</td>
<td>4n</td>
<td>14n</td>
</tr>
<tr>
<td>March C-</td>
<td>5n</td>
<td>9n</td>
</tr>
<tr>
<td>March A</td>
<td>4n</td>
<td>14n</td>
</tr>
<tr>
<td>March B</td>
<td>6n</td>
<td>16n</td>
</tr>
</tbody>
</table>
B. Transparent BIST Algorithms

Traditional march algorithms erase the memory contents prior to testing, therefore, they do not serve as good platforms for periodic BIST, Nikolaidis [5] proposed the concept of transparent BIST where the initial \( w_0 \) phase is bypassed, and a signature prediction phase is used instead. The signature prediction phase consists of read operations equivalent to all read operations of the March algorithm and it is utilized in order to calculate a signature that will be compared against the compacted signature calculated during the (remaining) March test. The Transparent version of the March X algorithm is shown in Fig. 1(b).

The notation for the transparent versions of the algorithms differs slightly from the one used in traditional march algorithms. Instead of \( r_0, r_1, w_0, w_1 \), the notations \( r_a, r_a^c, w_a, w_a^c \), and \( (r_a)_c \) are utilized. Their meanings are as follows:

- \( r_a \): Read the contents of a word of the RAM, expecting to read the initial contents of the RAM word (i.e., before the beginning of the test).
- \( r_a^c \): Read the contents of a word of the RAM, expecting to read the compliment of the initial contents of the RAM word.
- \( (r_a)_c \): Read the contents of a word of the RAM expecting to read the initial word contents and feed the compliment value to the compactor.
- \( w_a \): Write to the memory word, the value that was stored in this memory word at the beginning of the test is (assumed to be) written to the word.
- \( w_a^c \): Write to the memory word; the inverse of the value that was stored in this memory word at the beginning of the test is (assumed to be) written to the word.

By default, the data driven to the compactor with the \( (r_a)_c \) operation are identical to the data driven by the \( r_a^c \). The importance of the \( (r_a)_c \) operation is the following: during the signature prediction phase the contents of the RAM are equal to the initial contents (since no write operation has been performed); therefore, in order to simulate the \( r_a^c \) operation we invert these contents prior to driving them to the compactor.

It has been shown in [5] that with transparent BIST algorithms the contents of the memory at the end of the test are identical to those before the test. Also, since the read elements of the signature prediction phase \( (M_0) \) are identical to the read elements of the testing phase \( (M_1-M_3) \), then if we store the result of the compaction of \( M_0 \) and compare it to the result of the compaction of \( M_1-M_3 \), then we can detect faults that occur due to the write operations of the March algorithm.

Traditional transparent BIST has the disadvantage that the signature prediction phase adds up to the total testing time with a percentage of (more than) 30%. In order to confront this problem, Yarmolik, introduced the concept of symmetric transparent BIST, which is explained below.

C. Symmetric Transparent BIST

In order to define a symmetric transparent algorithm, some notations will be introduced first. Let \( d = (d_0, d_1, ..., d_n) \) be a data stream, then \( d^c = (d_n, d_{n-1}, ..., d_0) \) denotes

| \( M_0 \) | \( \hat{\cap} (w_0) \); | \( \hat{\cup} (r_a) \); | \( \hat{\cup} ((r_a)_c^c) \); |
| \( M_1 \) | \( \hat{\cap} (r_a, w_0) \); | \( \hat{\cup} (r_a, w_a^c) \); |
| \( M_2 \) | \( \hat{\cup} (r_a, w_0) \); | \( \hat{\cup} (r_a^c, w_a) \); |
| \( M_3 \) | \( \hat{\cup} (r_a^c) \); | \( \hat{\cup} (r_a) \); |

- the data stream with components in reverse order and \( d^c = (d_n, d_{n-1}, ..., d_0) \) denotes the data stream with inverted components. For example, if \( d = (1011) \), \( d^c = (1101) \) and \( d^c = (0100) \).

A data string \( D \in \{0, 1\}^n \) is called symmetric, if there exists a data string \( d \in \{0, 1\}^n \) with \( D = (d, d^c) \) or \( D = (d, d^c) \). For example, \( D_1 = (1010 0101) \) and \( D_2 = (1010 1010) \) are symmetric data strings, since \( (0101) = (1010)^c \) and \( (1010) = (1010)^c \). Furthermore, a transparent march test is called symmetric if it produces a symmetric test data string \( D \).

In order to derive a symmetric transparent algorithm, the March series is modified in such a way that the expected output response is equal to a known value. Therefore, the signature prediction phase can be skipped and the time required for the test is reduced.

In order to achieve this, Yarmolik, [6] noticed that most of the March algorithms used for transparent BIST produce test data with a high degree of symmetry. For example, the read elements of the transparent March X algorithms [Fig. 1(b)], ignoring the signature prediction phase (and the write elements) are: \( \hat{\cap} (r_a); \hat{\cup} (r_a^c) \). It is easy to detect the approximate symmetry; furthermore, it is also easy to derive a symmetric sequence by adding an additional read element, resulting in the following sequence of read elements: \( \hat{\cap} (r_a^c) \); \( \hat{\cup} (r_a) \); \( \hat{\cup} (r_a^c) \). For example, for bit-organized memory with five words whose initial contents are \( (11010) \), the result of the latter sequence is \( (00101 11010 00101 | 01011 10100) \) which is easily shown to be symmetric with respect to the given definition.

Yarmolik, [6], [7] have shown that by exploiting the previously mentioned symmetry and by using linear structures as compactors for the outputs of the RAM, the final value of the compactor is equal to a known value; i.e., the all-zero value. For the case of bit-organized memories, SISRs were utilized, while for word-organized memories MISRs were exploited, In [6] and [7], it was proven that by toggling between a primitive polynomial and its reciprocal one during the \( \hat{\cap} r \) and \( \hat{\cup} r \) operations, the final signature is equal to the all-zero state. They even reported marginal increase in the fault coverage of the symmetric schemes compared to the
IV. ACCUMULATOR-BASED COMPACTION OF THE RESPONSES IN SYMMETRIC TRANSPARENT BIST

The accumulator-based response compaction scheme proposed in this paper stems from the following two observations:

A. Observation 1

If the March algorithm is symmetric (as in the case of symmetric transparent BIST) then the number of \( r_a \) elements equals the number of \( r_a^c \) elements plus the number of \( ((r_a^c)) \) elements (without taking into account the addressing order, \( \bar{a} \), \( \bar{b} \) of the march element).

B. Observation 2

The accumulator-based compaction of the responses holds the \textit{order-independent property} (i.e., the final signature is independent of the order of the incoming vectors [10]).

Observation 2 stems directly from the permutational property of the addition operation.

Accumulator-based compaction for symmetric transparent BIST for the case of word-organized memories is based on \textit{Lemma 1}.

\textit{Lemma 1:} If a symmetric transparent march algorithm is applied to a word-organized memory whose word length is \( n \) and the responses are captured in an \( n \)-stage accumulator comprising a 1’s complement adder (starting from the all-0 state), then the final content of the accumulator is equal to the all-1 state.

\textit{Proof:} Let \( M \) be the number of elements of the March algorithm; since the algorithm is symmetric, the total number -

\begin{table} [H]

\centering
\begin{tabular}{|c|c|c|}
\hline
Word-organized memories & \text{Existing module} & \#Gates \\
\hline
\text{Register} & 12+n & \\
\text{MISR} & 6+n & \\
\text{Proposed} & Accumulator & n \\
\hline
\end{tabular}

\caption{OUTPUT DATA COMPACTON IN SYMMETRIC TRANSPARENT BIST: COMPARISON}
\end{table}

-of \( r_a \) elements is equal to the total number of \( r_a^c \) (plus the number of \( ((r_a^c)) \) elements).

Therefore, for every vector \( a \) driven to the inputs of the accumulator, its compliment \( a^c \) is also driven to the inputs of the accumulator exactly once.

But

\[ a + a^c = 2^n - 1 \quad (1) \]

Furthermore, for 1’s complement addition it holds that the sum of two numbers \( A \) and \( B \) is given by \( (A - 1 + B \mod 2^n - 1) + 1 \), therefore, the sum of \( 2^n - 1 \) is \( (2^n - 1 + 2^n - 1) \) mod \( (2^n - 1) + 1 = (2^n - 2) + 1 = 2^n - 1 \). Therefore, it is trivial to show (by induction) that (2) holds for any value of \( i \).

\[ \sum_i i \times (2^n - 1) = 2^n - 1 \quad (2) \]

From (1) and (2), and taking in to account that the addition operation is permutative (observation 2), we have the proof.

For example, Let us consider the 4-word 3-bit RAM presented in Fig. 2(a), the outputs of the memory are driven to an \( n = 3 \)-stage accumulator comprising a 1’s complement adder, Fig. 2(b). For the implementation of the \( (r_a^c) \) march element, the subtraction operation of the accumulator can be utilized. In order to apply march elements of the form \( (r_a, w_a) \) or \( (r_a^c, w_a) \) the output of the RAM must be inverted and then fed back to its inputs; with the proposed scheme, this can be done by forcing the all-1 vector to one input of the adder/subtractor and perform a subtract operation. This is done with OR gates whose one input is driven by the inv signal in Fig. 2(b). Therefore, the inverse of the read vector appears at the outputs the adder/subtractor and applied to the RAM inputs.

V. COMPARISONS
In this section, we shall compare the proposed scheme with the one proposed in [7], with respect to the required hardware overhead and the test complexity. For the scheme proposed in [7], a MISR with double-shift (i.e. both left-to-right and right-to-left) capability is required; in case that a register is available, the transformation of $n$ flip-flops into multiplexed input, two-way flip-flops is required; furthermore, $n$ two-input XOR gates (to invert the values of the outputs of the RAM) and another $n$ two-input XOR gates are required (in case a MISR is not available, in order to transform the register into a MISR). In case that a MISR exists, the transformation of $n$ multiplexed input flip-flops into two-way multiplexed input flip-flops is required. The overhead is presented in Table II.

For the implementation of the proposed scheme, assuming the existence of an accumulator, $n$ two-input OR gates are required at the inputs of the accumulator. Since the outputs of the RAM can be driven to the inputs of the accumulator by proper control of the data path module, no additional overhead is imposed.

From Table II, it is evident that the proposed scheme requires lower hardware overhead than the scheme proposed in [7] for the same purpose.

As compared to the symmetric transparent version of March C- algorithm (Yarmolik), the proposed algorithm is having less test complexity (Table I) with high fault coverage.

VI. SIMULATION RESULTS

In this work we have designed a high speed accumulator based compaction scheme for online BIST of RAMs. The code is written in verilog language. Xilinx ISE 9.2i is the tool used to convert the verilog language to hardware blocks and implemented on Xilinx Spartan 3e based Xc 3s 500e FPGA device. The benefits associated with FPGA such as flexibility, shorter time to market and reconfigurability make them a very attractive choice for implementing the designs. In the Xilinx simulation environment, we create an ise file, then we specify the features of the device such as the device family, device, package, speed grade, synthesis tool, simulation tool, top level module type and the language. Then we add the source files i.e. the code and its test bench. Thus the ise file is created. Test bench with several test cases were setup to verify the expected results. After building the files we could able to see the design overview of the top level file, device utilization summary and performance summary. The figure 3 shows the RTL schematic of the top module and the figure 4 shows the result of our top module simulation, where the accumulator is holding the all-1 value. If the accumulator holds some other value then it results that there is a fault in the RAM module.
Fig.4. Result of our simulation

HDL Synthesis Report of the designed BIST is as follows:

Macro Statistics:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td># Adders/Subtractors</td>
<td>2</td>
</tr>
<tr>
<td>37-bit adder carry in</td>
<td>1</td>
</tr>
<tr>
<td>5-bit addsub</td>
<td>1</td>
</tr>
<tr>
<td># Registers</td>
<td></td>
</tr>
<tr>
<td>1-bit register</td>
<td>113</td>
</tr>
<tr>
<td>3-bit register</td>
<td>1</td>
</tr>
<tr>
<td>32-bit register</td>
<td>1</td>
</tr>
<tr>
<td>37-bit register</td>
<td>4</td>
</tr>
<tr>
<td>4-bit register</td>
<td>2</td>
</tr>
<tr>
<td>5-bit register</td>
<td>1</td>
</tr>
<tr>
<td># Comparators</td>
<td></td>
</tr>
<tr>
<td>3-bit comparator</td>
<td>1</td>
</tr>
<tr>
<td>37-bit comparator</td>
<td></td>
</tr>
<tr>
<td>5-bit comparator</td>
<td>1</td>
</tr>
<tr>
<td>5-bit comparator less equal</td>
<td>1</td>
</tr>
</tbody>
</table>

Device utilization summary:

Selected Device: 3s500epq208-4

Number of Slices: 233 out of 3584 6%
Number of Slice Flip Flops: 279 out of 7168 3%
Number of 4 input LUTs: 411 out of 7168 5%
Number of I/Os: 160
Number of bonded IOBs: 160 out of 141 113%
Number of GCLKs: 1 out of 8 12%

VII. CONCLUSION

In this paper, we have proposed the utilization of accumulators for the compaction of the responses in ASTRA. Compared to traditional transparent BIST schemes this new approach significantly reduces the test time while preserving the benefits of previous approaches with respect to hardware overhead and fault coverage. Experimental studies even show an increase in fault coverage in many cases. Therefore, it may prove a viable solution for periodic testing of RAMs embedded into current VLSI chips.

ACKNOWLEDGMENT

The authors would like to thank the anonymous reviewers for their constructive comments that helped improve the quality of this work.

REFERENCES


